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a b s t r a c t
This paper presents a multiple frequency clock generator that is composed of the wide operation
frequency range phase interpolator and the phase combiner. The wide operation frequency range phase
interpolator is developed using a delay-time-adjustment phase interpolator (DTAPI) circuit with various
oscillation frequencies for different clock domain applications. The phase combiner generates multiple
clock frequencies through various phase combination inputs generated by the preceding proposed phase
interpolators. The varying output transition delay time of the proposed DTAPI is the result of the various
oscillation frequencies of the voltage-controlled oscillator. The test chip was fabricated in a 0.18 μm
CMOS process with a 1.8 V supply voltage. The measured phase noise and power dissipation are
−87.28 dBc/Hz at 1 MHz offset frequency from 88.8 MHz and 1.32 mW, −77.47 dBc/Hz and 2.06 mW from
797.8 MHz, respectively. The duty cycle error rate of the output clock frequency is less than 1.5%.
& 2013 Elsevier Ltd. All rights reserved.
1. Introduction
The phase-locked loop (PLL) and delay-locked loop (DLL) often
serve as clock generators to support multiple clock domains on the
motherboards of personal computers (PCs) and notebooks (NBs)
[1–5]. However, the clock frequencies of the I/O bus and various
subsystems on the motherboard, including the memory system,
Host bus and PCI bus, vary signiﬁcantly. The operating frequency
of the memory system in [5] can achieve an effective data rate of
1600 Mbps with data transferred on both edges of the clock. These
tight timing requirements make it difﬁcult for an internal on-chip
clock to align with an external system clock. To release this tight
timing requirement, the phase interpolator circuit is integrated in
the clock generator [1–4,6–10] to generate additional phases to
produce a high output frequency. The phase interpolator circuit
can be implemented using analog [8–10] and digital [1,2,6,7]
design techniques. Although an analog phase interpolation circuit
has a high phase resolution and a high operating speed, its circuit
architecture is complex and sensitive to variations in process,
voltage, and temperature (PVT). However, digital phase interpola-
tion circuits have simple and easy to design property. An inverter
phase-blender circuit uses various inverter size ratios to achieve
phase blending [1,6,7]. However, an inverter phase-blender circuit
consumes a large short-circuit current and increases power
dissipation. The short-circuit-current-suppression (SCCS)
approach can eliminate the short-circuit power dissipation of a
phase-blender circuit [2]. However, the charging current does not
equal the discharging current because a SCCS phase interpolator
has asymmetrical circuit architecture. Hence, the output duty cycle
of the SCCS phase interpolator is not 50%. Thus, conventional
analog and digital phase interpolation circuits cannot work at
various frequencies. The transition delay time of the interpolated
phase of conventional analog and digital phase interpolators is
ﬁxed between two input phases, and does not vary with the
oscillation frequency. Hence, the two conventional interpolator
circuit architectures are unsuitable for applications involving a
wide range of oscillation frequencies.
This study proposes a new phase interpolator architecture with
a wide range of operating frequencies to solve these problems and
generate multiple frequency outputs. The transition delay time of
the interpolated phase of the DTAPI can be adjusted by bias
currents with various frequencies. Moreover, the DTAPI has an
inherently symmetrical circuit architecture. Therefore, the pro-
posed wide operation frequency range phase interpolator has two
key advantages: (1) the transition delay time of the interpolated
phase can be adjusted with varying frequencies; (2) the duty cycle
of the output clock is approximately 50% because of the symme-
trical circuit architecture.
The remainder of this paper is organized as follows. Section 2
introduces the circuit structure and operation principle of the
proposed wide operation frequency range phase interpolator.
Section 3 presents the simulation and experimental results.
Finally, Section 4 offers a conclusion.
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2. The proposed wide operation frequency range phase
interpolator
As shown in Fig. 1, the proposed multiple frequency clock
generator consists of the wide operation frequency range phase
interpolator and phase combiner. The wide operation frequency
range phase interpolator consists of the modiﬁed VCO and DTAPIs.
DTAPIs receive four phase signals (Φ0, Φ90, Φ180, Φ270) from the
modiﬁed VCO to generate 12 output phases, P0-11 which are sent to
the succeeding phase combiner. Various output frequencies of the
phase combiner is generated by the different selected phase
sequence.
This section presents an analysis and discussion of the circuit
architecture and associated operating principle of the proposed
wide operation frequency range phase interpolator.
2.1. Basic conception of the DTAPI
Fig. 2a shows the basic design concept of the proposed wide
operation frequency range phase interpolator. It consists of the
modiﬁed VCO and the proposed DTAPI circuit. The proposed DTAPI
receives two phase input signals, Φ1 and Φ2, whose phases are
separated by the modiﬁed VCO. Four switched current sources are
controlled to charge and discharge capacitance (C) load using
simple NAND, NOR and a NOT gates. The internal charge/discharge
currents sources of the DTAPI are mirrored and m and (n–m)
ampliﬁed to the current source I of the modiﬁed VCO. The value of
I is related to the oscillation frequency of the modiﬁed VCO. The m
and n can be set to provide the desired charge/discharge currents
for generating the interpolated signal Φ12. The duty cycle of the
interpolated signal Φ12 is approximately 50% because of the
symmetrical circuit architecture
2.1.1. Operation principle of the DTAPI with various oscillation
frequencies under ﬁxed m and n
When the oscillation frequency is high, the time interval Tdiff1
between the Φ1 and Φ2 input pulses is narrow and the currents
m I and (n–m) I become large (Fig. 2b). The large charge and
discharge currents produce a high slew rate (HSR) in the internal
node Int_SR. In contrast, when the oscillation frequency is low, the
time interval Tdiff2 between the Φ1 and Φ2 input pulses is wide and
the currents m I and (n–m) I become small. Hence, the slew
rate of the internal node Int_SR is low (LSR). In traditional phase
interpolators [1,2,9,10], the transition delay time (Tb1 or Tb2) of the
interpolated signal Φ12 is ﬁxed and cannot vary with the oscilla-
tion frequency. In the proposed DTAPI, the slew rates at different
oscillation frequencies produce different transition delay times
(Tb1 or Tb2) of the interpolated signal Φ12 in generating the desired
inter-rising edge. Therefore, the proposed DTAPI is suitable for
applications involving a wide operating frequency range. For
example, if m¼1 and n¼2, the interpolated signal Φ12 is always
generated in the half of the time interval between Φ1 and Φ2 with
various oscillation . Then, the delay Tb1 is equal to Tdiff1/2 and the
delay Tb2 is equal to Tdiff2/2. Therefore, the transition delay time of
the interpolated signal can be adjusted with various oscillation
frequencies.
2.1.2. Operation principle of the DTAPI with various m and n under a
ﬁxed oscillation frequency
Fig. 3 shows the design concept and timing diagram of the
DTAPI with various m and n implemented in the DTAmn block,
where m and n are parameters ampliﬁed to the current source I of
the modiﬁed VCO, respectively. In the DTAmn phase interpolator,
n I is the total current that ﬂows along two current paths and
m I is the current that ﬂows along one parallel current path. The
term Δt is a delay time that can be adjusted according to m and n
Fig. 1. Circuit architecture of the multiple frequency clock generator.
Fig. 2. (a) Basic design conception of the wide operation frequency range phase
interpolator circuit, and (b) the timing diagram of the DTA phase interpolator with
various oscillation frequencies.
Fig. 3. Design conception and timing diagram of the DTA phase interpolator with
various m and n.
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under a ﬁxed current I. Because of different values of m and n, the
delay time of the interpolator can be expressed as
Ta ¼ CV th=nI ð1Þ
Tb ¼ Tdiff þ ðCV th–m I Tdiff Þ=nI ð2Þ
¼ Ta þ ððn–mÞTdiff=nÞ; ðm < nÞ ð3Þ
where Ta is the delay time of the upper/lower DTAmn that directly
passes Φ1 and Φ2 signals to generate output signals Pa and Pb. The
term Tb is the delay time of the middle DTAmn, which blends the
Φ1 and Φ2 signals to generate a interpolated signal Pab. The term
Fig. 4. (a) Circuit architecture of the DTA phase interpolator, (b) the timing diagram of the DTA13, and (c) the timing diagram of the DTA23.
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Tdiff is the time interval between the Φ1 and Φ2 input pulses. The
Vth is the logic threshold voltage of the succeeding output buffer
(Buf), and C is the capacitance for charging and discharging the
voltage of the node Int_SR to Vth.
2.2. The circuit architecture and timing diagram of the DTAPI
Fig. 4 shows the DTAPI circuit architecture and timing diagram.
Fig. 4a shows that the DTAPI consists of a NAND gate, a NOR gate, a
NOT gate, and two current blocks I1 and I2. These logic gates are
implemented to control four switches (M1, M3, M4, and M6) to
charge or discharge capacitance (C) load. The charging and
discharging current sources are controlled by the voltage signals
Vp and Vn through MOS transistors M0, M2, M5, and M7. The value
of I is related to the oscillation frequency of the modiﬁed VCO and
m and (n–m) are parameters ampliﬁed to the current source of I.
This design uses two types of DTAmn in the wide operation
frequency range phase interpolator. One is DTA13 (m¼1 and
n¼3) and the other is DTA23 (m¼2 and n¼3).
2.2.1. The DTA13 phase interpolator
Fig. 4b shows the timing diagram of the DTA13. The currents of
the DTA13 ﬂowing in the blocks I1 and I2 are I and 2I, respectively.
During the time interval T1, the PMOS transistor M3 is turned on.
The charging current 2I of the current block I2 charges the
capacitive node Int_SR. After a delay of Tb behind the leading
phase Φ1, the output signal Pab rises from low to high at one third
of the time interval T1 when the voltage of the node Int_SR
exceeds Vth. After Φ2 rises from low to high, the PMOS transistor
M1 turns on in the time interval T2. The charging current I of the
current block I1 also charges the same node. Hence, the pull-high
slew rate of the node Int_SR increases at a total current of 3I. The
NMOS transistor M6 is turned on during the time interval T3. The
discharging current 2I of the current block I2 discharges the
capacitive node Int_SR. After a delay of Tb behind the leading
phase Φ1, the output signal Pab falls from high to low at one third
of the time interval T1 when the voltage of the node Int_SR falls
over Vth. After Φ2 falls from high to low, the NMOS transistor M4 is
turned on in the time interval T4. The discharging current I of the
current block I1 also discharges the same node. Hence, the pull-
low slew rate of the node Int_SR increases at a total current of 3I.
The output signal achieves a duty cycle of 50% because the
proposed DTA13 circuit has a symmetrical architecture.
2.2.2. The DTA23 phase interpolator
Fig. 4c shows the timing diagram of the DTA23. The currents of
the DTA23 (m¼2 and n¼3) ﬂow in the blocks I1 and I2 are 2I and I,
respectively. During the time interval T1, the PMOS transistor M3 is
Fig. 5. (a) Circuit architecture of the wide operation frequency range phase interpolator, and (b) the operation conception and timing diagram of the wide operation
frequency range phase interpolator.
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turned on. The charging current I of the current block I2 charges
the capacitive node Int_SR. After Φ2 rises from low to high, the
PMOS transistor M1 is turned on in the time interval T2. The
charging current 2I of the current block I1 also charges the same
node. Hence, the pull-high slew rate of the node Int_SR increases
at a total current of 3I. After a delay of Tb behind the leading phase
Φ1, the output signal Pab rises from low to high at two thirds of the
time interval T1 when the voltage of the node Int_SR exceeds Vth.
Similarly, the pull-low slew rate of node Int_SR increases at a total
current of 3I in the time interval T4. After a delay of Tb behind the
leading phase Φ1, the output signal Pab falls from high to low at
two thirds of the time interval T4 when the voltage of node Int_SR
falls below Vth. The output signal achieves a duty cycle of 50%
because the proposed DTA23 circuit has a symmetrical
architecture.
2.3. The circuit architecture and timing diagram of the wide
operation frequency range phase interpolator
Fig. 5 shows that the wide operation frequency range phase
interpolator consists of the modiﬁed VCO and the DTAPIs. Fig. 5a
shows the modiﬁed four-stage differential VCO structure and
DTAPIs. Adding the NMOS transistor MT to the delay cell [11]
improves the linearity of the VCO. The oscillation frequency of the
modiﬁed VCO is depends on the control voltage Vctrl and VCO's
eight output phases are evenly spaced between d1 and d8. There-
fore, each phase difference is 45o (¼360o/8). The d1(Φ0), d3(Φ90),
d5(Φ180), and d7(Φ270) signals of the modiﬁed VCO output are
selected as the input signals of the DTAPIs. The DTAPIs have four
interpolator circuit blocks (INT_Blocks 1–4). Each INT_Block con-
sists of two DTA13 phase interpolators and one DTA23 phase
interpolator. Therefore, the DTAPIs generate twelve phases for the
phase combiner.
Fig. 5b shows the operation concept and timing diagram of the
wide operation frequency range phase interpolator. As described
in the preceding paragraph, DTA13 and DTA23 generate interpo-
lated phases at one-third (P1, P4, P7, and P10) and two-thirds (P2,
P5, P8, and P11) of the time intervals between the interpolated P0,
P3, P6, and P9 signals. The ﬁrst DTA13 of each INT_Block directly
passes d1, d3, d5, and d7 signals to generate output signals P0, P3,
P6, and P9 without any interpolation. Therefore, the four output
phases of the modiﬁed VCO generate interpolated Pi(i¼0–11)
signals through DTAPIs. Hence, each phase difference is 301
(¼3601/12).
3. Simulation and experimental results
The proposed wide operation frequency range phase interpo-
lator and phase combiner were implemented in a 0.18 μm 1P6M
CMOS process. Fig. 6 shows the interpolated output waveforms P0–
P3 of the INT_Block 1 at oscillation frequencies of 100 MHz and
133 MHz, respectively. The phase difference of each interpolated
phases is 833.3 ps at 100 MHz and 626.6 ps at 133 MHz, respec-
tively. As shown in Fig. 7, the phase difference error (△Terr) is
normalized to ideal phase difference (Tphi) between two successive
phases with various oscillation frequencies. As a result, the phase
difference error is less than 2%. As Fig. 1 shows, various clock
frequency outputs can be generated by combining the phase
interpolator with various phase combination circuits [9,10].
Table 1 shows various combinations of x/y and its relatively
different phase sequences for the phase combiner. The frequency
relationship between the output of the phase combiner and the
Fig. 6. Simulation output waveforms of the INT_Block 1 at (a) 100 MHz and
(b) 133 MHz.
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Fig. 7. Normalized phase difference error with various oscillation frequencies.
Table 1
Various combinations of x/y and its relatively different phase sequences for the
phase combiner.
x/y Phase sequences
6/1 P0-P1-P2-P3-P4-P5-P6-P7-P8-P9-P10-P11-P0…
3/1 P0-P2-P4-P6-P8-P10-P0…
2/1 P0-P3-P6-P9-P0…
3/2 P0-P4-P8-P0…
6/5 P0-P5-P10-P3-P8-P1-P6-P11-P4-P9-P2-P7-P0…
6/7 P0-P7-P2-P9-P4-P11-P6-P1-P8-P3-P10-P5-P0…
3/4 P0-P8-P4-P0…
2/3 P0-P9-P6-P3-P0…
3/5 P0-P10-P8-P6-P4-P2-P0…
6/11 P0-P11-P10-P9-P8-P7-P6-P5-P4-P3-P2-P1-P0…
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frequency (fvco) of the modiﬁed VCO can be expressed as
Output frequency of the phase combiner¼ x
y
 f VCO ð4Þ
where x and y are multiplied and divided parameters, respectively.
This study implements the fractional and integral output frequen-
cies of the phase combiner using the methods in [12,13], respec-
tively. Hspice simulation results demonstrate that the oscillation
frequencies of the modiﬁed VCO range from 100 MHz to 150 MHz.
Fig. 8 shows the simulation output waveforms of the multi-
frequency outputs. When the modiﬁed VCO oscillation frequency
(fvco) is 133 MHz, the output frequencies of 6/1, 3/1, 2/1, 3/2, 6/5, 6/
7, 3/4, 2/3, 3/5, and 6/11 times fvco are 799.56 MHz, 399.78 MHz,
266.52 MHz, 199.89 MHz, 159.91 MHz, 114.22 MHz, 99.95 MHz,
88.84 MHz, 79.96 MHz and 72.69 MHz, respectively. As Table 2
shows, the duty cycle error rates of the output clock frequencies
are between 0.1% and 1%. The simulation results of the proposed
clock generator with PVT variations are shown in Table 3. There
are three simulation conditions: (1) the best case is FF process,
1.98 V (¼1.8+1.810%) and −201; (2) the typical case is TT
process, 1.8 V and 271; (3) the worst case is SS process, 1.62 V
(¼1.8−1.810%) and 851. According to simulation results, the
output frequency variation is less than 4%.
Fig. 8. Simulation output waveforms of the multi-frequency outputs.
Table 2
Simulation results of duty cycle.
Output frequencies (MHz) Duty-cycle (%)
fVCO¼133.26 50.1
6 fVCO¼799.56 50.2
3 fVCO¼399.78 49.7
2 fVCO¼266.52 50.3
3/2 fVCO¼199.89 49.5
6/5 fVCO¼159.91 49.6
6/7 fVCO¼114.22 50.1
3/4 fVCO¼99.95 49.8
2/3 fVCO¼88.84 50.1
3/5 fVCO¼79.96 49.9
6/11 fVCO¼72.69 51
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Fig. 9 shows the die photograph of the multiple frequency clock
generator. The total area of the proposed clock generator, including
VCO, DTPI, PC (Phase Combiner) and output buffer (BUF), is
291 μm194 μm. However, the area of one DTA13 is only
25 μm20 μm. Fig. 9 shows the measured output frequencies
spectra of the proposed multi-frequency outputs circuit. As shown
in Fig. 10a and b, the measured frequency spectra of output
frequencies are 88.8 MHz (¼2/3133 MHz) and 797.8 MHz (¼6/
1133 MHz) at fvco¼133 MHz, respectively. The measured phase
noises are −87.28 dBc/Hz at 1 MHz offset frequency from 88.8 MHz
and −77.47 dBc/Hz from 797.8 MHz, respectively. Table 4 shows
the measure results of the proposed clock generator and perfor-
mance comparisons with previous works [2–8]. According to
previous works, the phase interpolator circuit is integrated into
PLL/DLL [3,6,7], CDR [8] and other macro circuit [2,4]. Hence, the
performance of the phase interpolator cannot be extracted from
these papers along. However, some parameters of Table 4 deserve
to be mentioned. The proposed work has two important proper-
ties: (1) the transition delay time of the interpolated phase can be
adjusted with varying oscillation frequencies; (2) it can generate
simultaneously multiple frequency outputs. Previous works do not
have these properties. Besides, the proposed clock generator only
includes modiﬁed VCO, phase interpolator and phase combiner.
Therefore, the power dissipation of the proposed clock generator is
1.32 mW at 88.8 MHz and 2.06 mW at 797.8 MHz, respectively. As
measured results, the duty cycle error rate of the output clock
frequency is less than 1.5% and the output frequency variation is
smaller than 1%. Therefore, the proposed clock generator is
suitable for digital system applications.
4. Conclusion
This study demonstrates a phase interpolator with a wide
range of operating frequencies for using in multi-frequency out-
puts. At various oscillation frequencies of the modiﬁed VCO, the
different slew rates of the DTAPI produce various transition delay
Table 3
Simulation results of the proposed clock generator.
fvco¼133 MHz
2/3 fvco 6/1 fvco
Conditions SS_1.62 V _85oC TT_1.8 V _27oC FF_1.98 V _−20oC SS_1.62 V _85oC TT_1.8 _27oC FF_1.98 V _−20oC
Output frequency (MHz) 86.12 88.84 92.39 768.43 799.56 820.55
Duty cycle (%) 49.6 50.1 50.2 49.5 50.2 50.3
RMS Jitter (ps) 25 22 20 16 14 12
Power dissipation (mW) 1.1 1.2 1.3 1.8 2.0 2.3
*PC+BUF: Phase Combiner + Output Buffer
Fig. 9. Microphotograph of the multiple frequency clock generator.
Fig. 10. Measured frequency spectra of the output frequency (a) 88.8 MHz (¼2/
3133 MHz) and (b) 797.8 MHz (¼6/1133 MHz).
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times when generating interpolated signals. The interpolated
signal rises at different delay times between two selected phases
with various m and n parameters. Hence, the phase combiner can
generate different clock frequencies using different combinations
of phases. Measurements show that the phase noise and power
dissipation are −87.28 dBc/Hz at 1 MHz offset frequency from
88.8 MHz and 1.32 mW, −77.47 dBc/Hz and 2.06 mW from
797.8 MHz, respectively. The duty cycle error rate of the output
clock frequency is less than 1.5%. Therefore, the proposed multi-
frequency outputs based on a phase interpolator with a wide
range operating frequencies is suitable for using in SoC
applications.
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